

CLAIMS

- 1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
1. Bridge apparatus for connecting a first multimaster bus I²C environment to a second multimaster bus I²C environment, comprising
- an address bitmap having a value associated with each possible I²C address;
 - a port-A interface that receives address signals and data signals from the first multimaster and transmits data signals to the first multimaster bus;
 - a port-B interface that transmits address signals and data signals to the second multimaster bus and received data signals from the second multimaster bus; and
 - a controller that selectively passes an address and data received on the port-A interface from the first multimaster bus to the port-B interface for transmission on the second multimaster bus depending on the address bitmap value associated with the address.
2. The bridge apparatus of claim 1 wherein the controller comprises a command interpreter that receives commands at the port-A interface from the first multimaster bus and controls the operation of the bridge apparatus in response to received commands.
3. The bridge apparatus of claim 2 wherein a tunnel command received by the bridge apparatus includes a tunnel address and the controller passes the tunnel address to the port-B interface for transmission on the second multimaster bus.
4. The bridge apparatus of claim 2 further comprising a plurality of registers, each holding a value that control the operation of the bridge apparatus and wherein the command interpreter receives commands at the port-A interface from the first

4 multimaster bus and places a value in at least one of the registers in response
5 thereto.

1 5. The bridge apparatus of claim 4 wherein a first register holds a bridge ID value
2 and each command contains a bridge ID value and wherein the command
3 interpreter comprises a mechanism which responds to a command when the
4 bridge ID value therein equals the bridge ID in the first register.

1 6. The bridge apparatus of claim 5 wherein a second register defines a range of
2 bridge IDs and wherein the command interpreter comprises another mechanism
3 that transmits a received command on the second multimaster bus when the
4 bridge ID in the received command is in the range of bridge IDs.

1 7. The bridge apparatus of claim 1 wherein the controller is a programmed
2 microcontroller.

1 8. The bridge apparatus of claim 7 wherein the microcontroller comprises a RAM
2 memory wherein the address bitmap is located.

1 9. The bridge apparatus of claim 7 wherein the microcontroller is connected to the
2 port-A interface by a clock and data line and the microcontroller detects a START
3 signal by generating an interrupt based on a signal on the data line.

1 10. Bi-directional bridge apparatus for connecting a first multimaster bus I²C
2 environment and a second multimaster bus I²C environment, comprising
3 a first unidirectional bridge device having, a first address bitmap having a
4 value associated with each possible I²C address, a first port-A interface that
5 receives address and data signals from the first multimaster bus, a first port-B

6 interface that transmits address and data signals to the second multimaster bus;
7 and a first controller that selectively passes an address and data received on the
8 port-A interface from the first multimaster bus to the port-B interface for
9 transmission on the second multimaster bus depending on the first address
10 bitmap value associated with the address and

11 a second unidirectional bridge device having, a second address bitmap
12 having a value associated with each possible I²C address, a second port-A
13 interface that receives address and data signals from the second multimaster
14 bus, a second port-B interface that transmits address and data signals to the first
15 multimaster bus; and a second controller that selectively passes an address and
16 data received on the port-A interface from the second multimaster bus to the
17 port-B interface for transmission on the first multimaster bus depending on the
18 second address bitmap value associated with the address.

19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

11. The bi-directional bridge apparatus of claim 10 wherein both the first and second unidirectional bridge devices have a mechanism for designating whether a unidirectional bridge device is one of an upstream bridge and a downstream bridge.

12. The bi-directional bridge apparatus of claim 10 further comprising a deadlock mechanism for choosing one of the unidirectional bridge devices when both unidirectional bridge devices simultaneously begin a transaction.

13. The bi-directional bridge apparatus of claim 10 wherein the first unidirectional bridge device further comprises a plurality of registers, each holding a value that control the operation of the first unidirectional bridge device and wherein the first controller comprises a first command interpreter that receives commands at the port-A interface from the first multimaster bus and places a value in at least one of the registers in response thereto.

1 14. The bi-directional bridge apparatus of claim 13 wherein each of the commands
2 contains a bridge ID and at least one of the registers defines a range of bridge
3 IDs and wherein the first command interpreter comprises a mechanism that
4 transmits a received command on the second multimaster bus when the bridge
5 ID in the received command is in the range of bridge IDs.

1 15. The bi-directional bridge apparatus of claim 10 wherein the second unidirectional
2 bridge device further comprises a plurality of registers, each holding a value that
3 control the operation of the second unidirectional bridge device and wherein the
4 second controller comprises a second command interpreter that receives
5 commands at the port-A interface from the second multimaster bus and places a
6 value in at least one of the registers in response thereto.

7 16. The bi-directional bridge apparatus of claim 15 wherein each of the commands
8 contains a bridge ID and at least one of the registers defines a range of bridge
9 IDs and wherein the second command interpreter comprises a mechanism that
10 transmits a received command on the first multimaster bus when the bridge ID in
11 the received command is outside the range of bridge IDs.

12 17. The bi-directional bridge apparatus of claim 15 wherein a register in the first
13 unidirectional bridge device holds a first bridge ID value and a register in the
14 second unidirectional bridge device holds a second bridge value different from
15 the first bridge ID value.

1 18. The bi-directional bridge apparatus of claim 13 wherein each command contains
2 a bridge ID value and wherein the first command interpreter comprises a
3 mechanism which responds to a command when the bridge ID value therein
4 equals the bridge ID in the first register.

1 19. The bi-directional bridge apparatus of claim 17 wherein each command contains
2 a bridge ID value and wherein the second command interpreter comprises a
3 mechanism which responds to a command when the bridge ID value therein
4 equals the bridge ID in the first register.

1 20. A method for connecting a first multimaster bus I²C environment to a second
2 multimaster bus I²C environment, comprising

- 3 (a) connecting the first multimaster bus to the second multimaster bus with a
4 bridge having an address bitmap having a value associated with each
5 possible I²C address, a port-A interface that receives address signals and
6 data signals from the first multimaster and transmits data signals to the
7 first multimaster bus and a port-B interface that transmits address signals
8 and data signals to the second multimaster bus and received data signals
9 from the second multimaster bus; and
10 (b) selectively passing an address and data received on the port-A interface
11 from the first multimaster bus to the port-B interface for transmission on
12 the second multimaster bus depending on the address bitmap value
13 associated with the address.

1 21. The method of claim 20 wherein step (b) comprises receiving commands at the
2 port-A interface from the first multimaster bus and controlling the operation of the
3 bridge apparatus in response to received commands.

1 22. The method of claim 21 wherein a tunnel command received by the bridge
2 apparatus includes a tunnel address and wherein step (b) further comprises
3 passing the tunnel address to the port-B interface for transmission on the second
4 multimaster bus.

1 23. The method of claim 21 wherein the bridge further comprises a plurality of
2 registers, each holding a value that control the operation of the bridge apparatus
3 and wherein step (b) comprises receiving commands at the port-A interface from
4 the first multimaster bus and places a value in at least one of the registers in
5 response thereto.

1 24. The method of claim 23 wherein a first register holds a bridge ID value and each
2 command contains a bridge ID value and wherein step (b) comprises responding
3 to a command when the bridge ID value therein equals the bridge ID in the first
4 register.

1 25. The method of claim 24 wherein a second register defines a range of bridge IDs
2 and step (b) comprises transmitting a received command on the second
3 multimaster bus when the bridge ID in the received command is in the range of
4 bridge IDs.

1 26. The method of claim 20 wherein the bridge comprises a programmed
2 microcontroller that performs step (b).

1 27. The method of claim 26 wherein the micocontroller comprises a RAM memory
2 wherein the address bitmap is located.

1 28. The method of claim 26 wherein the microcontroller is connected to the port-A
2 interface by a clock and data line and the microcontroller detects a START signal
3 by generating an interrupt based on a signal on the data line.

1 29. A method for connecting a first multimaster bus I²C environment and a second
2 multimaster bus I²C environment, comprising

- 3 (a) connecting the first multimaster bus to the second multimaster bus with a
4 first unidirectional bridge device having a first address bitmap having a
5 value associated with each possible I²C address, a first port-A interface
6 that receives address and data signals from the first multimaster bus, a
7 first port-B interface that transmits address and data signals to the second
8 multimaster bus;
- 9 (b) selectively passing an address and data received on the port-A interface
10 from the first multimaster bus to the port-B interface for transmission on
11 the second multimaster bus depending on the first address bitmap value
12 associated with the address;
- 13 (c) connecting the second multimaster bus to the first multimaster bus with a
14 second unidirectional bridge device having, a second address bitmap
15 having a value associated with each possible I²C address, a second port-
16 A interface that receives address and data signals from the second
17 multimaster bus, a second port-B interface that transmits address and
18 data signals to the first multimaster bus; and
- 19 (d) selectively passing an address and data received on the port-A interface
20 from the second multimaster bus to the port-B interface for transmission
21 on the first multimaster bus depending on the second address bitmap
22 value associated with the address.

1 30. The method of claim 29 wherein both the first and second unidirectional bridge
2 devices have a mechanism for designating whether a unidirectional bridge device
3 is one of an upstream bridge and a downstream bridge.

1 31. The method of claim 29 further comprising a deadlock mechanism for choosing
2 one of the unidirectional bridge devices when both unidirectional bridge devices
3 simultaneously begin a transaction.

1 32. The method of claim 29 wherein the first unidirectional bridge device further
2 comprises a plurality of registers, each holding a value that control the operation
3 of the first unidirectional bridge device and wherein step (b) comprises receiving
4 commands at the port-A interface from the first multimaster bus and placing a
5 value in at least one of the registers in response thereto.

1 33. The method of claim 32 wherein each of the commands contains a bridge ID and
2 at least one of the registers defines a range of bridge IDs and wherein step (b)
3 comprises transmitting a received command on the second multimaster bus
4 when the bridge ID in the received command is in the range of bridge IDs.

1 34. The method of claim 29 wherein the second unidirectional bridge device further
2 comprises a plurality of registers, each holding a value that control the operation
3 of the second unidirectional bridge device and wherein step (d) comprises
4 receiving commands at the port-A interface from the second multimaster bus and
5 placing a value in at least one of the registers in response thereto.

1 35. The method of claim 34 wherein each of the commands contains a bridge ID and
2 at least one of the registers defines a range of bridge IDs and wherein step (d)
3 comprises transmitting a received command on the first multimaster bus when
4 the bridge ID in the received command is outside the range of bridge IDs.

1 36. The method of claim 34 wherein a register in the first unidirectional bridge device
2 holds a first bridge ID value and a register in the second unidirectional bridge
3 device holds a second bridge value different from the first bridge ID value.

1 37. The method of claim 36 wherein each command contains a bridge ID value and
2 wherein step (b) comprises responding to a command when the bridge ID value
3 therein equals the bridge ID in the first register.

1 38. The method of claim 37 wherein each command contains a bridge ID value and
2 wherein step (d) comprises responding to a command when the bridge ID value
3 therein equals the bridge ID in the first register.

Add Q2

106650-6889860